|

µðÀÚÀÎ Àç»ç¿ë ¹æ¹ý·Ð Çʿ伺
¾÷°è Ç¥ÁØ ÀÎÅÍÆäÀ̽º¸¦ À§ÇÑ configurable Silicon IP Block
¾ö°ÝÇÑ Ç¥ÁØ ¹× ȣȯ¼º ±âÁØ Áؼö
Soft Digital IP ÇüÅÂÀÇ Configurable RTL (VHDL°ú Verilog) °ø±Þ
°øÁ¤¿¡ µû¸¥ GDSII layout data¸¦ Áö¿øÇÏ´Â Hard IP
ÀϹÝÀûÀÎ ¼³°è Ç÷ο쿡 Àû¿ëÇÒ ¼ö ÀÖ´Â ÁÖ¿ä design ±×¸®°í veirifcation ÆÄÀϵéÀ» Æ÷ÇÔ
|